Embedded & VLSI Design Conference
  • Home
    • Conference History
    • Past VLSID Proceedings
    • VLSID Archives
      • VLSID Archive 2013
      • VLSID Archive 2014
      • VLSID Archive 2015
      • VLSID Archive 2016
      • VLSID Archive 2018
      • VLSID Archive 2019
      • Contact Us
  • SUBMISSIONS
    • Design Contest
    • Call For Papers
    • Tutorial Submission
    • User Design Track Submission
    • Student Research Forum Submission
    • Industry Forum Submission
  • PROGRAMME
    • Overall Conference Programme
    • Tutorial Programme
  • EVENTS
    • Keynote
    • Banquet Keynote
    • Invited Talks
    • Plenary Sessions
    • Student Research Forum
    • Industry Forum
    • Startup Forum
    • User Design Track
  • SPONSORS
    • Sponsors
      • Sponsors Industry Leaders
      • Sponsors Industry & Academic Consortiums
    • Sponsors Pricing
    • Exhibitors Pricing
  • COMMITTEE
    • Organizing Committee
    • Technical Programme Committee
    • Steering Committee
    • User Design Track TPC
  • ATTENDING VLSI 2020
    • Registration
    • Invitation for Fellowships
    • Venue
    • Floor Plan
    • Accommodation
    • VISA Information

Technical Program Committee

Dr. Subhasish Mitra

Departments of Electrical Engineering and Computer Science Stanford University 
Email: [email protected] 
http://www.stanford.edu/~subh 

Dr. David Atienza

Head of the Embedded Systems Laboratory (ESL)
Swiss Federal Institute of Technology Lausanne (EPFL), Switzerland.
Email: [email protected]

Dr. Manan Suri

Department of Electrical Engineering
Indian Institute of Technology – Delhi
Email: [email protected]
http://web.iitd.ac.in/~manansuri/

Tracks

Analog-Mixed Signal/RF/5G

Track Chair

Maryam Shojaei

IIT Bombay

[email protected]

Shreyas Sen

Purdue University

[email protected]

Program Committee

Sankaran Aniruddhan

IIT Madras

[email protected]

Gourab Banerjee

IISc Bangalore

[email protected]

Tarun K. Bhattacharyya

IIT Kharagpur

[email protected]

Shouri Chatterjee

IIT Delhi

[email protected]

Ankesh Jain

IIT Delhi

[email protected]

Nihar Mohapatra

IIT Gandhinagar

[email protected]

Francois RIVET

Bordeaux Institute of Technology, France

[email protected]

Aatmesh Shrivastava

Northeastern University, USA

[email protected]

Sameer Sunkusale

Tufts Univ., USA

[email protected]

Marshnil Dave (Ph.D.)

Lion Semiconductor

[email protected]

Preet Yadav

Wipro Limited

[email protected]

Subhanshu Gupta

Washington State University

[email protected]

EDA

Track Chair

Deming Chen

University of Illinois at Urbana-Champaign

[email protected]

Masanori Hashimoto

Osaka University

[email protected]

Program Committee

Sachin Patkar

Indian Institute of Technology Bombay

[email protected]

Bapi Kar

Nanyang Technological University

[email protected]

Sudip Roy

Indian Institute of Technology Roorkee

[email protected]

Weikang Qian

Shanghai Jiao Tong University

[email protected]

Zhiru Zhang

Cornell University

[email protected]

Ashok Jagannathan

Intel

[email protected]

Susmita Sur-Kolay

Indian Statistical Institute

[email protected]

Santosh Kumar Vishvakarma

Indian Institute of Technology Indore

[email protected]

Eric Yun Liang

Peking University

[email protected]

Test/Verification/Reliability

Track Chair

Adit Singh

Auburn University

[email protected]

Daniel Müller-Gritschneder

Technical University of Munich

[email protected]

Program Committee

Muhammad Shafique

Vienna University of Technology

[email protected]

Masahiro Fujita

University of Tokyo

[email protected]

Daniel Tille

Infineon, Munich

[email protected]

Anusman Banerjee

ISI Kolkata

[email protected]

Soumyajit Dey

IIT Kharagpur

[email protected]

Manoj Sachdev

Waterloo University

[email protected]

Debjit Pal

University of Illinois, Urbana-Champaign

[email protected]

Abhijit Chatterjee

Georgia Tech

[email protected]

Subhadip Kundu

Qualcomm

[email protected]

Security and Privacy

Track Chair

Anupam Chattopadhyay

Nanyang Technological University, Singapore

[email protected]

Nele Mentens

KU Leuven

[email protected]

Siddharth Garg

New York University, USA

[email protected]

Program Committee

Kanad Basu

University of Texas Dallas, USA

[email protected]

Pramod Subramanyan

IIT Kanpur, India

[email protected]

JV Rajendran

Texas A&M University, USA

[email protected]

Debdeep Mukhopadhyay

IIT Kharagpur, India

[email protected]

Samah Saeed

City University of New York, USA

[email protected]

Dipanwita Roychoudhury

IIT Kharagpur, India

[email protected]

Sanjukta Bhanja

University of South Florida, USA

[email protected]

Elif Bilge Kavun

University of Sheffield, UK

[email protected]

Ujjal Guin

Auburn University, USA

[email protected]

Francesco Regazzoni

Università della Svizzera italiana, Switzerland

[email protected]

Arun Kanuparthi

Intel

[email protected]

Bio and Health Tech

Track Chair

Elisabetta Farella

FBK, IT

[email protected]

Amir Rahmani

University of California Irvine

[email protected]

Amir Aminifar

EPFL, Switzerland

[email protected]

Program Committee

Nikil Dutt

University of California Irvine, USA

[email protected]

Geng Yang

Zhejiang University

[email protected]

Michele Magno

ETHZ

[email protected]

Simone Benatti

University of Bologna

[email protected]

Hassan Ghasemzadeh

Washington State University

[email protected]

Giovanni Ansaloni

Università della Svizzera italiana

[email protected]

Ankesh Jain

IIT Delhi

[email protected]

Tinoosh Mohsenin

University of Maryland, Baltimore County

[email protected]

Pasi Liljeberg

University of Turku

[email protected]

Embedded Systems Design

Track Chair

Jose L. Ayala

Complutense Univ. Of Madrid (UCM), Spain

[email protected]

Tulika Mitra

National University of Singapore (NUS), Singapore

[email protected]

Program Committee

Anasua Bhowmik

AMD India

[email protected]

Sri Parameswaran

UNSW Australia

[email protected]

Debasri Saha

University of Calcutta

[email protected]

Ahmed Hemani

KTH Sweden

[email protected]

Ajay Goyal

Infineon India

[email protected]

Vivek Chaturvedi

IIT Palakkad

[email protected]

Wei ZHANG

HKUST, Korea

[email protected]

Andreas Gerstlauer

UT Austin, USA

[email protected]

Arvind Easwaran

NTU Singapore, Singapore

[email protected]

Hiren Patel

University of Waterloo, Canada

[email protected]

Paolo lenne

EPFL, Switzerland

[email protected]

Emerging Technologies/New Age Nanoelectronics

Track Chair

Veeresh Deshpande

Helmholtz Zentrum Berlin

[email protected]

Gage Hills

Massachusetts Institute of Technology

[email protected]

Program Committee

Udayan Ganguly

IIT Bombay

Venkata Vanukuru

Global Foundries

Neha Sharan

IMEC, Belgium

Saurabh Sant

ETH Zurich, Switzerland

Ujwal Radhakrishna

Massachusetts Institute of Technology

Dharmraj Kotekar Patil

Institute of Materials Research and Engineering, Singapore

Machine Learning/AI/Neural Nets

Track Chair

Wang Yu

Tsinghua University, China

[email protected]

Akash Kumar

Technical University of Dresden, Germany

[email protected]

Program Committee

Anup Das

Drexel University

[email protected]

Ujjwal Gupta

Intel Corporation

[email protected]

Aruna Tiwari

IIT Indore

[email protected]

Xiaoming Chen

Chinese Academy of Science

[email protected]

Deliang Fan

University of Central Florida

[email protected]

Priyadarshini Panda

Yale University (Purdue at present)

[email protected]

Sai Manoj

George Mason University

[email protected]

Kusum Deep

IIT Rourkee

[email protected]

Memory Design Track

Track Chair

Manu Awasthi

Ashoka University

[email protected]

Damien Querlioz

Paris-Sud University

[email protected]

Program Committee

Krishna Teja Malladi

Samsung Semiconductor

[email protected]

Gayathri Ananthanarayanan

IIT Dharwad

[email protected]

Arkaprava Basu

Computer Science and Automation, IISc Bangalore

[email protected]

Shahar Kvatinsky

Technion

[email protected]

Yue Zhang

Beihang

[email protected]

Elena-Ioana Vatajelu

Univ Grenoble

[email protected]

Alexantrou Serb

University of Southampton

[email protected]

TV Kalyan

IIT Ropar

[email protected]

Joycee Mekie

IIT Gandhinagar

[email protected]

Power/Energy Efficiency

Track Chair

Mohamed M. Sabry Aly

Nanyang Technological University, Singapore

[email protected]

Marina Zapater

EPFL, Switzerland

[email protected]

Program Committee

Vijaykrishnan Narayanan

Penn State University

[email protected]

Andrea Bartolini

University of Bologna

[email protected]

Semeen Rehman

Vienna University of Technology

[email protected]

Katzalin Olcoz

Complutense University of Madrid

[email protected]

Johanna Sepulveda

Technische Universität München

[email protected]

Amit Singh

University of Essex

[email protected]

Anuj Pathania

National University of Singapore

[email protected]

Alok Prakash

National University of Singapore

[email protected]

Gayathri Ananthanarayanan

IIT Dharwad

[email protected]

Zhufei Chu

Ningbo University

[email protected]

Digital Design/Architecture/Design for New Age Nanoelectronics

Track Chair

John Jose

IIT Guwahati

[email protected]

Tanay Karnik

Intel

[email protected]

Program Committee

Dileep Kurian

Intel

[email protected]

Makato Ikeda

University of Tokyo

[email protected]

Athul K

Samsung

[email protected]

Amit Sharma

Marvell

[email protected]

Pranjali Deshmukh

NVidia

[email protected]

Vikas J

Cadence

[email protected]

Saurabh B

AMD

[email protected]

Sridhar

Summarize

[email protected]

Davide Patti

University of Catania

Sudeep Pasricha

Colorado State University

Amit Kumar Singh

University of Essex, UK

Preeti Ranjan Panda

IIT Delhi

Arnab Sarkar

IIT Guwahati

Sukumar Nandi

IIT Guwahati

Sparsh Mittal

IIT Hyderabad

Biswaband Panda

IIT Kanpur

Shirshendu Das

IIT Ropar

Sandeep Chandran

IIT Palakkad

Sujay Deb

IIT Delhi

Vedanta Chowdhury

NXP

Hemangee Kapoor

IIT Guwahati

All rights reserved | 2020 - VLSID | Website Powered by ConfiSpace